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Abstract—This paper presents a method to statically analyze
a Simulink
R ￿ model to detect two potential problems with
data store memory blocks: (i) a value may be read from a
data store before it is written and (ii) a data store may be
overwritten before its value is read by other blocks. The analysis
employs a Boolean satisﬁability (SAT) solver and so obviates
extensive testing by means of simulation. It is illustrated how
this supports model elaboration in Model-Based Design by
performing the analysis on a task model of a digital controller
implementation.
I. INTRODUCTION
The use of digital control has become the norm in mod-
ern engineered systems. In particular, complex embedded
systems such as the Joint Strike Fighter rely on software
consisting of millions of lines of code to enable opera-
tion [25]. Taking a multitude of control laws from their
mathematical representation to an integrated computational
implementation has thus become a critical challenge in the
design of such embedded control systems. This calls for a
gradual reﬁnement of speciﬁcations so as to:
• allow quick iterations over incremental design choices
and their validity and feasibility, and
• minimize the distance to implementation and the chance
of introducing errors.
Also, capturing speciﬁcations at different levels of detail
with a comprehensive language allows easy communication
between all stakeholders and potential issues can be traced
back to and solved at different points in the design [15].
In general, the myriad implementation aspects are pre-
ferrably addressed incrementally where the order depends
on preference, processes, and workﬂows. The execution
aspects of a control law implementation typically involve
ﬁrst deriving a discrete-time representation of the initial
continuous-time control law. This representation is then con-
verted into a task-based representation that can be executed
by the operating system running on digital hardware. Further
implementation considerations are, for example, the use of
arguments in functions or using globals for the exchange of
data, the use of ﬁxed-point vs. ﬂoating-point data types, and
partitioning into (potentially reusable) functions.
Model-Based Design revolves around the use of a compu-
tational representation of speciﬁcations; the models of the
system under design [15], [22]. The computational form
allows automation of many of the required design activities
such as computing dynamic behavior, implementating a
speciﬁcation in software, and generating tests. Combined
with a sufﬁciently rich modeling formalism, Model-Based
Design provides critical competitive product development
advantages (e.g., [16]).
An important design consideration is the task structure and
schedule of the control law computations. In case values are
communicated between tasks through shared memory, the
schedule has to be carefully designed to prevent inadvertent
use of stale values. In general, this can prove to be a
challenging assignment, especially with schedules that allow
conditional task execution. The potential data store access
problems, such as reading a value before it was written
quickly becomes intractable to the designer, especially if
blocks have to be explored across the subsystem hierarchy.
This work employs a Boolean satisﬁability (SAT) solver
(e.g., [21], [24]) to analyze data store access patterns directly
on a Simulink
R ￿ [19] block diagram representation so as
to facilitate incremental design of implementation effects.
The static nature of the analysis obviates exhaustive testing
(e.g., by simulation) to verify that a given memory access
pattern does not arise in any execution. The SAT solver
input consists of the block execution relationship and the
possible run-time problem encoded as a Boolean formula.
This formula is true if and only if the speciﬁed pattern of
memory access contention can occur and the counterexample
is displayed to the user in an execution graph. Otherwise, no
execution can evidence the offending pattern.
Section II ﬁrst discusses and compares some related work.
Section III motivates the problem based on complications
in implementing an adaptive controller. Section IV explains
block execution in a Simulink model. Section V introduces
the data structure and main procedure for memory access
checking. Section VI presents the encoding of the execution
structure as Boolean formulae. Section VII illustrates the
method ﬁrst with an abstract example and then the adaptive
controller. Section VIII evaluates and concludes this work.
II. RELATED WORK
While dynamic analysis by numerical simulations is well
established in industrial Model-Based Design, static analysis
is rapidly gaining popularity. A number of software tools
have been developedto use formal methods for static analysis
of Simulink models (e.g., [7], [9], [12], [14], [20]).
Most of these tools require translating the Simulink models
to a representation amenable to formal analysis (e.g., [1],
[5], [8], [26]). The analysis may not require simulation of
the original model but usually has much greater compu-
tational complexity. Because Simulink models are mostly
hybrid dynamic systems, scalability makes it difﬁcult toapply formal methods. The translated Simulink models often
extend in size beyond the capability of most of the available
formal veriﬁcation tools (because of the inefﬁciency in the
translation algorithm or the complexity of the original mod-
els), requiring the models to be signiﬁcantly simpliﬁed [13].
Formal methods may be combined with dynamic simulations
to extend their scope and handle relatively large Simulink
models (e.g., [2], [18]).
Using existing general purpose formal method tools, a
straightforward approach would specify the data store access
problem as a property to verify. However, such an approach
suffers from the limited capability of the formal method
tools. Based on the model structure, this work develops a
dedicated method that can be simpler and more efﬁcient
because it does not require considering all dynamics in the
model, as is the case with existing formal method tools.
Because the data store access problem only concerns the
execution timing of individual blocks, the dynamic properties
of the model are unrelated and abstracted away in the
analysis. Analysis results are almost instantaneous even when
applying the method to sizable Simulink models (e.g., models
with thousands of blocks). Moreover, because only the model
structure is examined, block-speciﬁc data is not needed and
partially implemented models can be checked. This supports
ﬁnding problems early in the design. Note that because the
model dynamics are abstracted away, this method can be
conservative in that it may report problems on models that
are not problematic for certain input data and/or initial state.
Recent algorithmic advances have enabled SAT solving
of problems with tens of thousands of variables [24], [21],
[11]. SAT solvers are popular in the application of formal
methods [10], [3] and because the method presented here is
specialized to analyze model structure, the SAT problems are
usually quite small (a few hundred of Boolean variables). Fu-
ture work will investigate if the SAT problem could include
more information of the model dynamics to exploit the power
of SAT solvers and make the analysis less conservative.
Beyond Simulink models, similar data synchronization
issues have been discussed in other contexts (e.g., [6], [12],
[17]). Depending on the modeling environment, these issues
may be resolved by enforcing certain execution semantics or
employ a similar detection diagnostic [17].
III. AN ADAPTIVE CONTROLLER
To illustrate, an adaptive controller for a ﬁrst-order plant
model is designed and prepared for digital implementation.
A. Adaptive Control Design
In the model reference adaptive control structure in
Fig. 1 [4] a plant model of the form
dy
dt
= −ay + bu (1)
is used, with y the plant output to be controlled, u the plant
input, and parameters a and b. The reference model deﬁnes
the trajectory for the plant output to follow
dym
dt
= −amym + bmuc, (2)
with ym the reference plant output, uc the commanded plant
output, and parameters am and bm. The adaptive control is
implemented as an algebraic equation
u(t) = θ1uc(t) − θ2y(t), (3)
with θ1 and θ2 the adaptive parameters. In the s domain, this
yields the system output
y =
bθ1
s + a + bθ2
uc. (4)
y
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Fig. 1. Model reference adaptive control
A cost function J(θ1,θ2) = 1
2e2 of the error e = y −
ym deﬁnes the controller performance. The parameters θ =
[θ1 θ2]
T are adapted over time to minimize J according to
dθ
dt
= −γ
∂J
∂θ
= −γ
∂J
∂e
∂e
∂θ
= −γe
∂e
∂θ
, (5)
with γ a convergence constant. This adaptation can be
computed by taking the partial derivative
∂e
∂θ1 = b
s+a+bθ2uc
∂e
∂θ2 = b
2θ1
(s+a+bθ2)2uc = b
s+a+bθ2y
. (6)
Now, by employing the approximation s+a+bθ2 ≈ s+am,
the parameter adaptation in Eq. (5) becomes
dθ1
dt = −γ
￿ am
s+amuc
￿
e
dθ2
dt = γ
￿ am
s+amy
￿
e
(7)
and the ideal parameter values after convergence are then
θ1 = θ0
1 = bm
b and θ2 = θ0
2 = am−a
b .
B. Towards a Digital Implementation
To prepare the controller design for automatic code gener-
ation a number of implementation choices have to be made:
• The sample time of the controller is chosen to be
15 ms. The corresponding zero-order hold discrete
approximation is derived.
• A task-based representation is derived by converting the
discrete transfer functions into a sample time indepen-
dent computational form.
• The communication of data between tasks is chosen to
be done through globals in shared memory.
• Effects of the device drivers that connect the controller
to operator input and to the plant are modeled.
Figure 2 shows the result. On the left-hand side, the oper-
ator is shown as a separate task that writes to a Data Store
Memory (DSM) that models the device memory DSM devc.
On the right-hand side the plant is shown as a separate pro-
cess that operates in continuous time. The digital to analog
converter (DAC) and the analog to digital (ADC) converteroperate on device memory DSM devi and DSM devo, respec-
tively. In the center, the controller is shown. It comprises
eight tasks: (i) read from the operator input device, (ii) write
to the DAC, (iii) read from the ADC, (iv) compute the
reference model output, (v) compute the controller output,
(vi) update the parameters, (vii) store instrumented variables
for monitoring, and (viii) handle possible exceptions. These
tasks store the reference model output in DSM ym and the
control parameters in DSM th1 and DSM th2.
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Fig. 2. Implementing the ideal controller
Because a DSM block represents memory that can be
shared between different parts of a Simulink model the need
to explicitly schedule the separate tasks becomes apparent.
Data Store Read (DSR) and Data Store Write (DSW) blocks
access the value of a DSM block. A DSW block that executes
writes its input to the corresponding DSM. A DSR block that
executes reads the content of the corresponding DSM block
and puts the value on the DSR output port.
The semantics of the declarative part of a Simulink block
diagram is speciﬁed by its ﬁxed-point behavior, akin to ﬁxed-
point semantics in a general denotational framework such as
lambda calculus [23]. To efﬁciently compute the ﬁxed-point
values at each time step, this schedule of computations is
automatically generated based on the input/output relations
between blocks. This schedule determines the memory read
and write moments. Because there is no explicit input/output
relation associated with the read/write order of DSR and
DSW blocks, delays may be introduced (i.e., a computed
value is not accessed until a next time step). Likewise, the
software design engineer may choose a schedule where the
control task reads from the parameter memory before it has
been updated, thus introducing a delay as well.
Figure 3 illustrates the effect of such inadvertent schedul-
ing by comparing behavior of the ideal controller using
continuous-time differential equations in Fig. 3(a) with the
tasked controller in Fig. 3(b). Analysis of the memory access
behavior for each DSM is necessary to identify the culprit of
the undesired (persistent oscillatory) behavior. This reveals
whether a DSR block attempts to access its DSM before the
DSW block has written to it or whether more than one DSW
block run in the same simulation step.
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(b) A tasked execution
Fig. 3. Adaptive control comparison
For scheduling algorithms that rely on complicated con-
ditional task execution, this analysis quickly becomes in-
tractable to the design engineer. While simulation can be
employed to detect when a memory read occurs before a
write, this result only holds for the one particular execution.
Consequently, a static analysis of all potential memory access
contention is preferred.
IV. BLOCK EXECUTION IN A SIMULINK
R ￿ MODEL
Simulink determines an execution order that requires eval-
uating each block only once for computing the ﬁxed-point
solution at a time step. This work assumes no cycles exist and
so the sorted order that is derived is based on how the block
inputs and outputs are connected. All blocks that compute
as output the input to a given block are evaluated before the
given block is evaluated and are called dependent blocks of
the given block. In a simulation step, a block can then only
start execution after all its dependent blocks have executed.
A subsystem contains blocks and other subsystems to
deﬁne its behavior and support hierarchical decomposition.
A subsystem is called virtual if it only serves a graphical
structuring purpose without having a semantic bearing. When
the sorted order is derived, a virtual subsystem is replaced
by its content in a ‘ﬂattening’ stage.
Nonvirtual subsystems are elements in the sorted order
that have an internal sorted order and so create an execution
hierarchy. Here, nonvirtual systems are considered to be of
block type. A nonvirtual subsystem is either atomic or condi-
tional. Similar to a block, an Atomic Subsystem commences
execution when all its input has been computed. It then
executes all its internal blocks and completes execution when
all these blocks have completed execution. Blocks that take
the output of an atomic subsystem as input can only start
executing after the subsystem has completed execution.
Conditional subsystems can be classiﬁed based on how
their execution is predicated on their control signals [19]:
• An Enabled Subsystem executes at the time step when
its control signal becomes high. It remains active as long
as its control signal is high.
• A Triggered Subsystem executes at the time step when
its control signal exhibits a rising or falling edge. It does
not remain active.
• A Control-ﬂow Subsystem executes its content expressed
by control-ﬂow statements (e.g., if-then, while, and do)
as an atomic subsystem. It does not remain active.
• A Function-call Subsystem executes its content as an
atomic subsystem. It does not remain active.
Here, blocks that generate the control signal are called
the control blocks of the conditional subsystems. Enabled
Subsystems and Triggered Subsystems are included in the
sorted list and execute accordingly. If disabled by their
control signal, the next block on the sorted list is executed.
Control-ﬂow Subsystems and Funtion-call Subsystems exe-
cute immediately when their control block initiates execution.
As such, this implements an imperative semantics mixed with
the declarative semantics of other blocks and subsystems.
V. MAIN RESULTS
The execution graph captures all dependencies that de-
termine whether a block can execute at some point in asimulation step: its dependent blocks, its parent subsystems,
and the control blocks of its parent subsystems.
Deﬁnition 1 (Execution graph): The execution graph of a
model M is a directed graph G = (V,E), where
• V is a set of nodes, such that:
– A unique node v0 ∈ V represents the model.
– For any v ∈ V , v  = v0 there is a unique correspond-
ing nonvirtual block in M.
• E ⊆ V × V is a set of edges and v1 → v2 is written
iff (v1,v2) ∈ E, which can be any of the classes:
– v2 corresponds to a conditional subsystem block and
v1 to the control block (control relationship).
– The block corresponding to v2 depends algebraically
on the block corresponding to v1 (data dependency
relationship).
– v1 corresponds to a subsystem block and v2 to a
block inside the subsystem block (parent-child rela-
tionship).
Note that it is not required that each block in the model has
a corresponding node in G because typically only a subset
of blocks is of interests when considering the execution
ordering of DSW and DSR blocks.
Input: A Simulink model M, a data store memory D
Output: A Resulting execution graph G
Procedure:
COMPILE MODEL(M)
{Bi,i = 1,··· ,k} = FIND BLOCKS(D)
G = CREATE GRAPH(M,{Bi})
FOREACH pair of datastore blocks (Bp1,Bp2) that may have data
access issues
φ = CREATE SAT FORMULA(M,{Bp1,Bp2})
[sat, assignments] = SAT SOLVE(φ)
IF sat
HIGHLIGHT GRAPH(G, assignments)
ELSE
Report a negative result
ENDIF
ENDFOREACH
Fig. 4. The main procedure ANALYZE DATASTORE
Figure 4 shows the algorithm to statically check a
Simulink model for Data Store Memory access problems.
First, DSR and DSW blocks are identiﬁed in the model.
Next, an execution graph of the model is created as well
as a Boolean formula by traversing the execution graph and
corresponding blocks in the model. The formula encodes the
execution logic of the model and the Data Store Memory
access pattern to be detected. A SAT solver then solves the
Boolean formula. If negative, the problem cannot occur in
the model. If positive, the problem can occur. An assignment
of the Boolean variables that satisfy the formula is returned
and used to create an annotated execution graph to display
a snapshot of the offending execution.
Figure 5 shows the pseudo code to create the execution
graph for the analysis. A breadth-ﬁrst search starts from the
DSW and DSR blocks to visits all relevant blocks in the
model necessary to construct the execution graph.
When a block is visited, the model structure is examined
to ﬁnd the set of blocks that must be executed before the
current block can start execution. This includes the depen-
dent blocks, the parent subsystem block, and the control
Input: A Simulink model M and a set of blocks Bi associated
with a data store, i = 1,···k.
Output: Execution graph G
Procedure:
INITIALIZE QUEUE
ENQUEUE(Bi) i = 1,··· ,k
WHILE QUEUE NOT EMPTY
B = DEQUEUE
IF B is a conditional subsystem
Find control blocks Ci of B, i = 1,··· ,m
FOREACH Ci
Add nodes and connections for Ci
ENQUEUE(Ci) if Ci has not been visited
END FOREACH
END IF
Find blocks Di that B depends on, i = 1,··· ,n
FOREACH Di
Add nodes and connections for Di
ENQUEUE(Di)
END FOREACH
Find the parent system P of B
Add nodes and connections for P
IF P is not the root model ENQUEUE(P)
END WHILE
Fig. 5. The CREATE GRAPH procedure to generate an execution graph
blocks if the block is a conditionally executed subsystem.
The execution graph then includes these blocks and the
corresponding edges. If a block is not executed prior to the
current block (e.g., a block in the same subsystem that is
not in the transitive closure of the input/output graph from
the current block), the block is not visited and not further
considered because it does not play a role in determining the
execution of the set of DSR and DSW blocks.
If there are multiple DSM blocks present in the model, one
execution control graph is created for each pair of DSR/DSW
blocks. All of the analysis is performed individually for the
DSW and DSR blocks associated with each DSM block.
VI. BOOLEAN SATISIFABILITY FORMULAE
The Boolean formulae to be checked specify the relation-
ship of the execution status of the blocks and subsystem
blocks correspondingto the execution graph in the simulation
step.
A. Elements of the Encoding
Consider the execution graph given as G = (V,E). For
each node v ∈ V , two variables vS and vE, are introduced
where Table I lists the truth table of the variables.
TABLE I
BOOLEAN VARIABLES FOR BLOCK EXECUTION
vS vE Block (or subsystem) status
F F Block execution has not started.
T F Block execution has started but not com-
pleted.
T T Block execution is completed.
F T Block is disabled.
For an edge e ∈ E that corresponds to a signal in the
model, a Boolean variable eR is introduced if the edge
corresponds to a data dependency, where eR is true iff the
signal corresponding to e is already output by the block
generating the signal. If the edge corresponds to a control
signal, two Boolean variables eR and eA are introduced for
the edge, where eA is true iff both eR is true and the control
block sends an activation signal (e.g., function-call, action,
or trigger signal), see Table II.TABLE II
BOOLEAN VARIABLES FOR CONTROL SIGNALS
eR eA Control signal status
F F Control signal not ready.
T F Control signal is deactivate signal.
T T Control signal is activate signal.
F T Not possible
B. Encoding the Simulink
R ￿ Execution Logic
For each node v ∈ V that corresponds to a block or an
atomic subsystem (i.e., nonvirtual subsystem with no control
ports) the following set of Boolean formulae is created to
specify execution conditions:
• A block can only execute if its dependent data inputs
have completed. For any edge e = (u,v) ∈ E for some
u, and e that corresponds to a data signal, vS → eR.
• A block can only start executing if its parent system
has started execution. For any edge (p,v) ∈ E that is a
parent-child edge, vS → pS.
• A parent system can only complete its execution if its
children block execution has completed. For any edge
(p,v) ∈ E that is a parent-child edge, (pE ∧ pS) →
(vE ∧ vS).
• A block is disabled if and only if its parent is disabled.
For any edge (p,v) ∈ E that is a parent-child edge,
(¬vS ∧ vE) ↔ (¬pS ∧ pE).
• The output of a block is ready when it completes
execution. For any edge o = (v,u) ∈ E for some u, and
the edge o that corresponds to a data signal, oR ↔ vE.
For a control block, the Boolean formulae for blocks are
generated as well as the following formulae for the control:
• For control blocks that implement ‘If-else’ or ‘Switch-
case’ logic, at most one of the output control signals is
active, that is, for a pair of edges e1 = (v,v1) and e2 =
(v,v2) where v correspond to a block implementing ‘If-
else’ or ‘Switch-case’ logic, ¬e1A ∨ ¬e2A.
• Each control signal can only be active when the signal
is ready. For an edge e that corresponds to a control
signal, eA → eR.
For other control blocks (e.g., Function-call Generator
blocks), no special logic is speciﬁed and hence the control
block may output any control signal.
The root model always executes, formulated as v0. The
following formula are further generated for the root model
and subsystems:
• At any point in time, only one of the blocks in the
subsystem is actively executing. For each pair u, w such
that (v,u) ∈ E and (v,w) ∈ E that both correspond to
parent-child relationship, ¬wS ∨ ¬uS ∨ wE ∨ uE.
For each conditional subsystem block in the graph, the
formulae for regular blocks are generated as well as the
following Boolean formulae:
• Function-call and Action Subsystems execute if the
input signal is active. For an edge e = (c,v) that
corresponds to an incoming control signal, eA ↔ vS.
The subsystem is disabled if the parent is disabled or the
control signal is inactive. Suppose p corresponds to the
parent system, then (¬vS ∧vE) → ((¬pS ∧pE)∨¬eA).
• Enabled and Triggered Subsystems may execute when
the input signal is active. For an edge e = (c,v) that
corresponds to an incoming enable or trigger signal,
vS → eA. The subsystem is disabled if the control sig-
nal is inactive or the parent system is disabled. Suppose
p corresponds to the parent system, then (¬vS ∧vE) →
((pS∧pE)∨¬eA). The subsystem must have completed
execution if the parent system is not disabled, has
completed execution, and the incoming control signal
is an activate signal, (pS ∧ pE ∧ eA) → (vS ∧ vE).
The DSM access problems are encoded as follows:
• For a pair of DSR and DSW blocks that correspond to
the same DSM block, it is checked whether the DSR
block can start its execution while the DSW block has
not executed. Suppose dsr ∈ V corresponds to the DSR
block and dsw ∈ V corresponds to the DSW block, the
satisﬁability of the following formula dsrS ∧ dsrE ∧
¬dswS must be solved.
• For a pair of DSW blocks that correspond to one
DSM block, it is checked whether the DSW blocks can
execute in the same simulation step. Suppose dsw1 ∈ V
and dsw2 ∈ V correspond to the DSW blocks, the
satisﬁability of the following formula dsw1S ∧dsw1E ∧
dsw2S ∧ dsw2E must be solved.
The conjunction of all the Boolean formulae is satisﬁable
if all of the sub-formulae are satisﬁable and an execution of
the model allows the access pattern.
VII. CASE STUDIES
Figure 6 shows the block diagrams of a Simulink model
with If-action Subsystems A1 and A2 that are conditionally
executed by the If block. The model has a DSM block DSMx
in the root-level system. There is a DSW block DSWx inside
subsystems A1 and inside subsystem A2, see Fig. 6(b). There
is a DSR block DSRx inside subsystem B, see Fig. 6(c).
Subsystem B reads the value held by DSMx, computed either
by A1 in the if branch or A2 in the else branch. The SAT
formula for the block DSRx to execute before DSWx is
satisﬁable and the assignment Boolean values to the logical
variables is used to highlight the execution graph in Fig. 7.
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Fig. 6. A Simulink
R ￿ model with If-action Subsystems
The counterexample in Fig. 7 can be interpreted in the
model in Fig. 6. The control block If deactivates A1 and ac-
tivates A2, therefore the DSW block DSWx in subsystem A1DSRx
B
DS_If
A1
If Constant
Constant1
A2
e3
DSW_A1
Gain
e4 e16 e6 e18
e7
e12
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execution started
execution completed
disabled blocks
Edges
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data connection
activate control
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execution not started
Fig. 7. The execution graph of the model
does not execute. When the DSR block DSRx in subsystem
B executes, the block is reading data from an uninitialized
data store as subsystem A2 may not have executed yet.
Analysis of the adaptive controller in Section III generates
an execution graph for each of the nine DSM blocks in the
model in Fig. 2. The method identiﬁes the culprit for the
anomalous behavior in Fig. 3(b) to be the potential read
before write of DSM block DSM th1. By performing the
parameter adaption before computing the control signal, this
Data Store Memory access problem is eliminated. Figure 8
shows how the corrected tasked controller performance in
Fig. 8(b) compares with a time-discretized approximation
in Fig. 8(a) of the original controller in Fig. 3(a). Note
that the considerable oscillatory behavior is an exaggeration
for illustration purposes that is achieved by using a high
covergence factor (γ = 9.8) in all models presented in this
paper. In practice, the problem manifestation may be much
more subtle and difﬁcult to detect based on simulation.
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Fig. 8. Discrete-time and proper tasked execution
VIII. CONCLUSION AND EVALUATION
A method to statically analyze shared memory access at
the model level was presented. The method supports model
elaboration of Model-Based Design by facilitating early
evaluation of a control law implementation. The method
was applied to an industry benchmark model with 1832
Simulink blocks, 112 Data Store Memory blocks, 144 Data
Store Read blocks, and 82 Data Store Write blocks. The
smallest problem has an execution graph with 24 nodes and
48 edges. The correspondingSAT problem has 144 variables.
The largest problem has an execution graph of 124 nodes
and 235 edges. The corresponding SAT problem has 718
variables. These problems are quite small for modern SAT
solvers.
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